Ring oscillators and asynchronous delay lines : applications to PLLs and "Clock recovery" systems

Oscillators are essential building blocks in many applications. For instance, they arebasic blocks in almost all designs: they are part of PLLs, clock recovery systems andfrequency synthesizers. The design of a low phase-noise multi-phase clock circuitry isespecially crucial when a large number of phases is required. There are plenty of workscovering the design of multiphase clocks. High frequency oscillators can be implementedusing ring structures, relaxation circuits or LC circuits. Ring architectures can easily providemultiple clocks with a small die size. With the advanced nanometric technologies, it is alsorequired to deal with the process variability, stability and phase noise. Today many studiesare oriented to Self-Timed Ring (STR) oscillators which present well-suited characteristicsfor managing process variability and offering an appropriate structure to limit the phasenoise. Therefore, self-timed rings are considered as promising solution for generatingclocks.This thesis studies the benefits and potential offered by Self-Timed Ring oscillators.Two main applications have been identified. On the one hand, these oscillators are apromising solution for the generation of high-frequency multi-phase low phase noise clocks.On the other hand, they are a simple alternative to some extent to the conventionaloscillators and DLLs, because they are digitally programmable. Several oscillators havebeen designed, implemented, manufactured in 65 nm CMOS technology fromSTMicroelectronics, and characterized. This work has demonstrated the relevance of theseoscillators, which are a serious alternative to the conventional ring oscillators based oninverters.

Data and Resources

Additional Info

Field Value
Source https://theses.hal.science/tel-00683174
Author El Issati, Oussama, El Issati
Maintainer CCSD
Last Updated May 23, 2026, 08:31 (UTC)
Created May 23, 2026, 08:31 (UTC)
Identifier NNT: 2011GRENT081
Language fr
Rights https://about.hal.science/hal-authorisation-v1/
contributor Techniques de l'Informatique et de la Microélectronique pour l'Architecture des systèmes intégrés (TIMA) ; Université Joseph Fourier - Grenoble 1 (UJF)-Institut polytechnique de Grenoble - Grenoble Institute of Technology (Grenoble INP)-Centre National de la Recherche Scientifique (CNRS)
creator El Issati, Oussama, El Issati
date 2011-09-12T00:00:00
harvest_object_id fe03fcda-e76a-4e35-9f2a-540066e1548a
harvest_source_id 3374d638-d20b-4672-ba96-a23232d55657
harvest_source_title test moissonnage SELUNE
metadata_modified 2026-03-30T00:00:00
set_spec type:THESE