A low-cost digital frequency testing approach for mixed-signal devices using ΣΔ modulation

This paper presents a digital approach to frequency testing of Analogue and mixed-signal (AMS) circuits. This approach is aimed at facilitating low-cost test techniques for system-on-chip (SoC) devices, rendering the test of mixed-signal cores compatible with the use of a low-cost digital tester. Analogue test signal generation is performed on-chip by low pass filtering a sigma–delta (ΣΔ) encoded bit-stream. Analogue harmonic test response analysis is also performed on-chip using square wave modulation and ΣΔ modulation. Since both analogue signal generation and test response analysis are digitally programmable on-chip, compatibility with a low-cost digital tester is ensured. Optimisation of test signatures is discussed in detail as a trade-off between fault and yield coverage. A 0.18 μm CMOS implementation of this BIST technique is presented, including some experimental results.

Data and Resources

Additional Info

Field Value
Source ISSN: 0026-2692
Author Prenat, Guillaune, Mir, Salvador, Vazquez, D., Rolindez, L.
Maintainer CCSD
Last Updated May 14, 2026, 05:08 (UTC)
Created May 14, 2026, 05:08 (UTC)
Identifier hal-00079373
Language en
contributor Techniques de l'Informatique et de la Microélectronique pour l'Architecture des systèmes intégrés (TIMA) ; Université Joseph Fourier - Grenoble 1 (UJF)-Institut polytechnique de Grenoble - Grenoble Institute of Technology (Grenoble INP)-Centre National de la Recherche Scientifique (CNRS)
creator Prenat, Guillaune
date 2005-05-14T00:00:00
harvest_object_id bf03c398-fa1c-4791-9df5-ae84d85d9306
harvest_source_id 3374d638-d20b-4672-ba96-a23232d55657
harvest_source_title test moissonnage SELUNE
metadata_modified 2026-03-26T00:00:00
relation info:eu-repo/semantics/altIdentifier/doi/10.1016/j.mejo.2005.04.062
set_spec type:ART