Synthesis of pipelined architectures using the polyhedral model
type: Dataset
contact point: Organization
  fn: CCSD
keyword: theses
keyword: synthese-de-haut-niveau
keyword: infoinfo-ohcomputer-science-csother-csoh
keyword: infoeu-reposemanticsdoctoralthesis
keyword: pipeline-de-nid-de-boucles
keyword: high-level-synthesis
keyword: optimizing-compilation
keyword: loop-pipelining
landing page: https://theses.hal.science/tel-00913692
description: Due to the advances in semiconductor technologies, embedded hardware is capable of satisfying the performance constraints of increasingly complex applications. This leads to a design cost explosion, thus pushing the hardware designers to use tools working with higher levels of abstractions. High-Level Synthesis tools generate custom hardware accelerators out of C/C++ specifications. They offer significant productivity gains compared to the previous generation of tools that worked at the level of hardware description languages, such as VHDL or Verilog. These higher level specifications have to be reworked in order for the High-Level Synthesis tools to generate efficient hardware accelerators. To ease this task, one solution is to provide a source-to-source transformation toolbox targeting High-Level Synthesis. Specifically, this thesis explores loop transformations in order to improve performance by exposing parallel loops and improving the locality of memory accesses. Using polyhedral representation of loop nests, we propose an approach to improve the applicability of nested loop pipelining by verifying its legality in a more precise way than existing approaches. Moreover, we propose a correction mechanism that statically inserts wait states for enforcing the pipeline legality for cases when the verification fails. The resulting pipeline is implemented using a code generation technique that flattens the loop nests. These contributions have been implemented within the GeCoS source-to-source compilation infrastructure, and applied to a set of benchmarks targeted towards High-Level Synthesis. Results show significant performance improvement at the price of a moderate area overhead.
identifier: NNT: 2013DENS0022
issued: 2026-05-07T23:20:07.845170
language: fr
modified: 2026-05-07T23:20:07.845175

test_moissonnage_selune
type: Agent

Synthesis of pipelined architectures using the polyhedral model
type: Distribution
access URL: https://theses.hal.science/tel-00913692
format: HTML
issued: 2026-05-07T23:20:07.847072
modified: 2026-05-07T23:20:07.832772