Negative Bias Temperature Instability Effect on the Single Event Transient Sensitivity of a 65 nm CMOS Technology