Performance analysis and optimization of high density tree-based 3d multilevel FPGA