Designing Robust Single-Chip Massively-Parallel Tera-Device Processors